Abstract-Fan-out-free networks of AND, OR, NOT, EXOR, and MAJORITY gates are considered. Boolean functions for which such networks exist are defined to be fan-out free. The paper solves the following problems regarding the fan-out-free networks and functions.
2) Counting the class of fan-out-free functions: After establishing a correspondence between a fan-out-free function and a normalized network realizing it, a series of formulas are developed to count distinct normal networks for any subset of the five gates mentioned above.
3) Fault Diagnosis: Methods are developed to detect multiple faults and to locate single faults in arbitrary fan-out-free networks.
Index Terms-Characterization of fan-out-free networks, combinational networks, counting offan-out-free, fan-out-free networks, functional decomposition, localized fan outs, multiple fault detection, single fault location.
I. INTRODUCTION L OGICAL networks with limited or no fan-out simplify testing and fault diagnosis. In this paper we consider limiting the fan out by localizing it to the modules of a network. In the most general case the modules may realize an arbitrary (n -1) variable function in an n input network.
Functions realizable by such networks can be easily shown to correspond to those which have simple disjunctive decompositions. In practice the class of modules available is small and usually fixed, therefore, we restrict discussion to fixed sets of modules, and in particular, to modules which are commonly available. In the context ofa given module set we will call a functionfan-outfree if it can be realized by a fan-out-free interconnection of modules. We answer the following questions about fan-out-free functions and networks:
1) How do we characterize and synthesize fan-out-free 2) How many fan-out-free functions of n variables are there for n > 1? (See Section III.)
3) How do we detect and locate faults in this generalized class of fan-out-free networks? (See Section IV.)
Even though the results pertain to the fan-out-free func-tions and networks of this specific set of modules, the methodology is often applicable to any fixed set ofmodules. The AND, OR, and EXOR modules we consider may be -extended gates, that is, they may contain more than two inputs. Also, we note, that since the NAND's and NOR'S can be simulated by fan-out-free networks of the modules considered, we do not lose anything by excluding these from the module set as long as the aim is not to synthesize a minimum network in some well-defined sense. The above questions have been answered for more restricted sets of modules in the literature. Hayes [8] , [9] answers questions 1) and 2) for AND, OR, and NOT, while Chakrabarti and Kolp [6] answer the same questions for arbitrary two input modules which is equivalent to considering AND, OR, NOT, and EXOR. Butler [5] gives counting formulas for functions of arbitrary two input modules. The problem offault diagnosis ofEXOR networks is considered by Seth and Kodandapani [11] . II We list below some properties of Boolean difference which will be used in the characterization of fan-out-free networks:
Property 2: Let f be decomposable as f(X) = g(h(Y), X-Y) (2) 1 Readers unfamiliar with Boolean difference are referred to Akers [1] and Sellers et al. [10] xm xm +1 will be identical. Hence, the function h = x G® X2 ® -.0-x. can be factored out ofvarious terms in (3) with the consequent decomposition f = g(h(xl, m xm), x.+ *--Xn,)* Hayes [8] has shown that a necessary and sufficient condition forfto have a decomposition of the form (2) with (3) where the summation operation is EXCLUSIVE-OR, ij's are either 0 or 1, such that i is the decimal equivalent of the binary number in" 2 il, and xij = 1 ifij = 0 and xii = xiif i = 1. Then where df/dx1 = df/dx2 = X3 X4. Thus,f can be expressed as f=g(x1 x2,X3, x4, x5) =g(h,x3,x45 x5).
Now, g can be determined by the use of the decomposition chart, see Curtis [7] , as hx3 5X + X4X55 + hX4x5 + 5x354x5.
The equivalence classes of g are {h, x 3}, {x4}, and {x r} where
The equivalence classes of k are {1, x4} and {x5} where k(l= 1)=k(X4=1). Thus,
The equivalence class of u are {v, x5} where du/dv = du/dx5.
Thus, u = ao (3 v Table I shows which genera ofthree variable functions are fan-out-free in AND, OR, NOT, and EXOR. Note that the genus numbers marked with a "*" are not fan-out-free without the EXOR function.
It may be observed that all two-variable functions are fan-out free in AND, OR, NOT, and EXOR. Furthermore, a multiinput AND, OR, or EXOR module obviously has a fan-out-free realization in terms ofthe two-input gates ofthe same kind. Thus, the class offunctions being considered here coincides with the fan-out-free functions of two-input flexible cells considered by Chakrabarti and Kolp [6] , Butler [5] , and others. However, we believe that our characterization of these functions in terms of the adjacency relation leads to a simpler checking algorithm than available heretofore.
The genera 5, 7, 8, 12, and 13 in Table I are not fan-out free in AND, OR, NOT, and EXOR. We could add one or more of these to the module set and try to answer the three questions in the Introduction for the new module set. From a practical standpoint, however, the majority gate function corresponding to genus number 12 is the only other module commonly available by itself or as part of a full adder. Thus, in the following, we confine ourselves to determining the precise conditions under which the h function in the decomposition of a function f specified by (2) is the majority function. 
Consider the RMC expansion off (x) about the variables xi, xj, and Xk.
f(x)= boGblXiSb2Xji(Gb3XiXi®b4Xk S b5xiXkID b6XjXk ) b7XiXjXk, (5) where
is the binary expansion of r. In view of Condition i), b3= b5 = b6 and b7 = 0. In view of (4), b, = b2= b4= 0.
Hence, (5) 
I
Now we give an algorithm to check whether a function has a decomposition of type given by (2) , when h(Y) is a majority function of three variables. Algorithm
Step as determined by the procedure given in Hayes [8] .
III. COUNTING FAN-OUT-FREE FUNCTIONS The fan-out-free networks of AND, OR, NOT, EXOR, and MAJ gates obtained by the method described in the last section can all be "normalized" so that NOT gates, if any, occur only at the input. This is accomplished by successively pushing the NOT gates at the output of other gates to their inputs using the following:
1) DeMorgan's rules for AND or OR gates;
2) the rule i(x1, x2, ..., One way of counting fan-out-free functions is to count the number of normalized networks corresponding to distinct functions. This will be the approach followed here. First, we consider how the problem can be broken down into simpler counting problems in successive steps.
First, the class of n variable fan-out-free functions, F(n), may be broken down into degenerate (those depending on fewer than n variables) and nondegenerate functions so that
where the degenerate functions may be counted by the relation:
It suffices therefore to count only nondegenerate functions.
Second, the class of nondegenerate functions may itselfbe broken down into mutually disjoint subclasses, identified according to the module type used at the output in the normal realization. We will use the function symbols A, 0, E, M, and N to denote the number of functions with respectively AND, OR, EXOR, MAJ, and NOT gates as the output gates in the normal realizations. Furthermore, let G = {A, 0, E, M, N}, then (8) FND(n) = E X(n). 
Finally, we develop recursive relations to compute X(n, T). We will find an alternate way of representing partition types more convenient for our purposes. In this, the repetition frequencies of each integer occurring in the partition type are used as superscripts of that integer. For 
I > 1 (NOT is never an output gate in normal realizations for n > 1) and from (4) and (11) N(n)= 0,
(18)
Equations (6) (15) A(3, T1)= 0(3, T1)= M(3, T1)= 8 and E(3, T1)=2.
From (5) 3! r(T2)=12 =3 1! 2! Therefore using (11) and (12) A(3, T2) = 0(3, T2) (2))). But from (14) all but the first term within the outermost brackets are 0. Also M(2) = 0 from (19) and (9) and from (7) FD (3) [8] and [5] , respectively. These are included here for reference only. The third module set consists of {AND, OR, EXOR, MAJ, NQT} for which the number of fan-out-free functions F(n) grows faster than the first two module set; for n = 7 this number is more than ten times larger than for the first module set and almost twice the size for the second module set. The fourth module set consisting of {AND, OR, MAJ, NOT} iS of interest because the fan-out-free functions of this set are a larger subset of unate functions than the fan-out-free functions of {AND, OR, NOT}. Again, the function grows much more rapidly than for the smaller module set and is about 21 times greater for n = 7.
IV. DIAGNOSIS OF FAULTS IN FAN-OUT-FREE
COMBINATIONAL NETWORKS Fault detection in fan-out-free combinational networks has been considered by a number of authors. In the literature, the gates in the network are usually restricted to AND, OR, NOT, NAND, and NOR types. In [11] multiple fault detection in linear tree networks consisting of two-input EXOR modules has been considered. The fault model in [11] assumes that a fault in an EXOR gate can change the EXOR function to any other function of its two inputs other than the equivalence function. In this section, we consider multiple fault detection and single fault location in fan-out-free networks consisting of the NOT gate, the two-input AND, OR, and EXOR gates, and the three-input MAJ gate. The results of this section can be readily generalized to networks in which the AND, OR, and EXOR gates are extended to include more than two inputs. In our fault model we assume stuck-type faults for the basic AND, OR, and NOT gates, but for the EXOR and the MAJ gate which are usually realized by a network of basic gates, we will allow arbitrary faults with the following exceptions: the EXOR gate cannot change to an EQUIVALENCE (complement of EXOR) gate, and the MAJ gate cannot fail to another majority function with one or more inputs complemented.2 By a single fault we mean the presence of a fault of the above mentioned type and by a multiple fault we mean the simultaneous presence of a number ofsingle faults.
The multiple fault detection test set is derived in an iterative manner. We will view the fan-out-free network N as a tree whose root node is the output gate. We will denote the root node by R, its left and right subtrees by NL and NR, respectively, and its middle subtree, if any, by NM. We have to consider three cases depending on whether R is an AND or an OR gate, an EXOR gate, or a MAJ gate. Before proving the theorems that specify the multiple fault detection test set for N in each of the above three cases, we state the following results, the proofs ofwhich are similar to those for linear tree networks given in [11] . Proof: We will prove the result only for the case when R is an AND gate. The case when R is an OR gate follows by duality.
Case 1: The multiple fault includes a fault in R. In view of the fault model, this fault can be i-a-0 or i-a-1 faults at the input or output leads of R. In such a case, it is easy to see that T(N) detects this fault. [3] . Now we will illustrate the application of the above theorems for the derivation of a multiple fault detection test set for the tree network shown in Fig. 3 . The dotted boxes show the successive stages in the derivation of the test set.
Single Fault Location: As in [11] the basic principle used in the location of single faults is that of binary search based on isolation of the fault to either the left subtree NL, right subtree NR, or the root R. Thus the fault location procedure is adaptive-the outcome of tests up to a certain time determine, in general, what tests should be applied next. Moreover, the tests applied also depend on the function realized by the current root node.
Assume the root node is an AND gate and suppose the test set TN1 specified in Theorem 4 is applied to the network. Let the fault-free output be VCL which will also be the output of the left subtree in this case because the output of the right subtree merely acts as a sensitizing input to the root node. Assuming a fault had already been indicated, it is not too difficult to analyze various outputs and partially isolate the fault as shown in Table III. The vectors 0 and 1 in Table III represent all zeros and all ones, respectively. The ambiguity in the first column can be removed by applying TN2 to the network and assuming VCR is the correct response. This is illustrated in Table IV . The "x" entries in Table IV represent logically impossible situations. Similar analysis applies to the situation where the root node is an OR gate, an EXOR gate, or a MAJ gate. The tests to be applied in these cases follow from Theorems 4 (dual case), 5, and 7.
The single fault location procedure recursively applies the appropriate test set to subtree networks (while holding nonsubtree inputs at constant sensitizing values) until a root node is determined to be faulty. Clearly, in the worst case the recursive calls need not exceed the number of levels in the tree.
V. CONCLUSION
The class of functions considered in this paper is a generalization of the strictly fan-out-free functions of Hayes [8] which are realizable by fan-out-free networks ofAND, OR, and NOT gates; the functions we consider have fan-out-free realizations in terms of modules which may themselves be realized by fan out. In other words, we consider networks of AND, OR, and NOT gates in which fan out, if present, is restricted to be local. It can be shown that for any given set of modules the class offan-out-free functions is still vanishingly small, as compared to the class of Boolean functions.
However, a number of practically useful functions (e.g., linear functions) which are not strictly fan-out free may be included in the more general class considered in this paper. Furthermore, we conjecture that the number of strictly fan-out-free functions of n variables, as a fraction of the fan-out-free functions of AND, OR, NOT, and EXOR gates, asymptotically becomes zero for a large value of n.
For further research we suggest the following. 1) Extend the characterization for the majority gate (Theorem 3) to include an arbitrary voting function of n variables.
2) Assume a function cannot be realized by a fan-out-free network ofmodules. What is the minimum fanout, cf., Hayes [8] , to realize this function?
